

# REGISTERED DDR SDRAM DIMM

D32RB12P3 - 512MB

For the latest data sheet, please visit the Super Talent Electronics web site: www.supertalentmemory.com

## **Features**

- 184-pin, dual in-line memory module (DIMM)
- Fast data transfer rates: PC 3200
- Utilizes 400 MT/s DDR SDRAM components
- Registered Inputs with one-clock delay
- Phase-lock loop (PLL) clock driver to reduce loading
- ECC, 1-bit error detection and correction
- 1GB (128 Meg x 72)
- VDD = VDDQ = +2.6V
- VDDSPD = +2.3V to +3.6V
- 2.5V I/O (SSTL\_2 compatible)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; centeraligned with data for WRITEs
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Bidirectional data strobe (DQS) transmitted/ received with data—i.e., source-synchronous data capture
- Differential clock inputs CK and CK#
- Four internal device banks for concurrent operation
- Programmable burst lengths: 2, 4, or 8
- Auto precharge option
- Auto Refresh and Self Refresh Modes
- 7.8125µs maximum average periodic refresh interval
- Serial Presence Detect (SPD) with EEPROM
- Programmable READ CAS latency
- Gold edge contacts

Figure 1: 184-Pin DIMM




Table 1: Address Table

	512MB
Refresh Count	8K
Row Addressing	8K (A0-A12)
Device Bank Addressing	4 (BA0, BA1)
Base Device Configuration	256Mb (32 Meg x 8)
Column Addressing	1K (A0-A9)
Module Rank Addressing	2 (S0#, S1#)



Table 2: Pin Assignment (184-Pin DIMM Front)


Table 3: Pin Assignment (184-Pin DIMM Back)


PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	VREF	24	DQ17	47	DQS8	70	Vdd
2	DQ0	25	DQS2	48	A0	71	NC
3	Vss	26	Vss	49	CB2	72	DQ48
4	DQ1	27	A9	50	Vss	73	DQ49
5	DQS0	28	DQ18	51	CB3	74	Vss
6	DQ2	29	A7	52	BA1	75	DNU
7	VDD	30	VDDQ	53	DQ32	76	DNU
8	DQ3	31	DQ19	54	VDDQ	77	VDDQ
9	NC	32	A5	55	DQ33	78	DQS6
10	RESET#	33	DQ24	56	DQS4	79	DQ50
11	Vss	34	Vss	57	DQ34	80	DQ51
12	DQ8	35	DQ25	58	Vss	81	Vss
13	DQ9	36	DQS3	59	BA0	82	NC
14	DQS1	37	A4	60	DQ35	83	DQ56
15	VDDQ	38	VDD	61	DQ40	84	DQ57
16	DNU	39	DQ26	62	VDDQ	85	VDD
17	DNU	40	DQ27	63	WE#	86	DQS7
18	Vss	41	A2	64	DQ41	87	DQ58
19	DQ10	42	Vss	65	CAS#	88	DQ59
20	DQ11	43	A1	66	Vss	89	Vss
21	CKE0	44	CB0	67	DQS5	90	DNU
22	VDDQ	45	CB1	68	DQ42	91	SDA
23	DQ16	46	VDD	69	DQ43	92	SCL

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	
93	Vss	116	Vss	139	Vss	162	DQ47	
94	DQ4	117	DQ21	140	DM8	163	NC	
95	DQ5	118	A11	141	A10	164	VDDQ	
96	VDDQ	119	DM2	142	CB6	165	DQ52	
97	DM0	120	VDD	143	VDDQ	166	DQ53	
98	DQ6	121	DQ22	144	CB7	167	NC	
99	DQ7	122	A8	145	Vss	168	VDD	
100	Vss	123	DQ23	146	DQ36	169	DM6	
101	NC	124	Vss	147	DQ37	170	DQ54	
102	NC	125	A6	148	VDD	171	DQ55	
103	NC	126	DQ28	149	DM4	172	VDDQ	
104	VDDQ	127	DQ29	150	DQ38	173	NC	
105	DQ12	128	VDDQ	151	DQ39	174	DQ60	
106	DQ13	129	DM3	152	Vss	175	DQ61	
107	DM1	130	A3	153	DQ44	176	Vss	
108	VDD	131	DQ30	154	RAS#	177	DM7	
109	DQ14	132	Vss	155	DQ45	178	DQ62	
110	DQ15	133	DQ31	156	VDDQ	179	DQ63	
111	CKE1	134	CB4	157	SO#	180	VDDQ	
112	VDDQ	135	CB5	158	S1#	181	SA0	
113	NC	136	VDDQ	159	DM5	182	SA1	
114	DQ20	137	CK0	160	Vss	183	SA2	
115	A12	138	CK0#	161	DQ46	184	VDDSPD	

Figure 2:

Pin Locations





■ Indicates a VDD or VDDQ pin
■ Indicates a VSS pin

# 512MB (x72, ECC) 184-PIN REGISTERED DDR SDRAM DIMM

**Table 4: Pin Descriptions** 

Pin numbers may not necessarily correlate with symbols. Refer to Pin Assignment tables on page 3 for more information.

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION			
10	RESET#	Input	Asynchronously forces all registered ouputs LOW when RESET# is LOW. This signal can be used during power-up to ensure CKE is LOW and DQs are High-Z.			
63, 65, 154	WE#, CAS#, RAS#	Input	Command Inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.			
137, 138	CK0, CK0#	Input	Clock: CK, CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK, and negative edge of CK#. Output data (DQ and DQS) is referenced to the crossings of CK and CK#.			
21,111	CKE0, CKE1	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all device banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any device bank). CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, CK# and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS LOW level after VDD is applied.			
157, 158	SO#, S1#	Input	Chip Selects: S# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when S# is registered HIGH. S# is considered part of the command code.			
52, 59	BA0, BA1	Input	Bank Address: BA0 and BA1 define to which device bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied.			
27, 29, 32, 37, 41, 43, 48, 115, 118, 122, 125, 130, 141	A0-A12	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective device bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA0, BA1) or all device banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command.			
97, 107, 119, 129, 140, 149, 159, 169, 177	DM0–DM8	Input	Data Write Mask: DM LOW allows WRITE operation. DM HIGH blocks WRITE operation. DM state does not affect READ command.			
5, 14, 25, 36, 47, 56, 67, 78, 86	DQS0–DQS8	Input/ Output	Data Strobe: Output with READ data, input with WRITE data. DQS is edge-aligned with READ data, centered in WRITE data. Used to capture data.			
44, 45, 49, 51, 134, 135, 142, 144	CB0-CB7	Input/ Output	Check Bits: ECC, 1-bit error detection and correction.			


# 512MB (x72, ECC) 184-PIN REGISTERED DDR SDRAM DIMM

**Table 5: Pin Descriptions** 

Pin numbers may not necessarily correlate with symbols. Refer to Pin Assignment tables on page 3 for more information.

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION			
2, 4, 6, 8, 12,13, 19, 20, 23, 24, 28, 31, 33, 35, 39, 40, 53, 55, 57, 60, 61, 64, 68, 69, 72, 73, 79, 80, 83, 84, 87, 88, 94, 95, 98, 99, 105, 106, 109, 110, 114, 117, 121, 123, 126, 127, 131, 133, 146, 147, 150, 151, 153, 155, 161, 162, 165, 166, 170, 171, 174, 175, 178, 179	DQ0-DQ63	Input/ Output	Data I/Os: Data bus.			
92	SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.			
181, 182, 183	SA0–SA2	Input	Presence-Detect Address Inputs: These pins are used to configure the presence-detect device.			
91	SDA	Input/ Output	Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect portion of the module.			
1	VREF	Input	SSTL_2 reference voltage.			
15, 22, 30, 54, 62, 77, 96, 104, 112, 128, 136, 143, 156, 164, 172, 180	VDDQ	Supply	DQ Power Supply: +2.6V ±0.1V.			
7, 38, 46, 70, 85, 108, 120, 148, 168	VDD	Supply	Power Supply: +2.6V ±0.1V.			
3, 11, 18, 26, 34, 42, 50, 58, 66, 74, 81, 89, 93, 100, 116, 124, 132, 139, 145, 152, 160, 176	Vss	Supply	Ground.			
184	VDDSPD	Supply	Serial EEPROM positive power supply: +2.3V to +3.6V.			
16, 17, 75, 76, 90	DNU	_	Do Not Use: Thes pins are not connected on these modules, but are assigned pins on other modules in this product family.			
9, 71, 82, 101, 102, 103, 113, 163, 167, 173	NC	_	No Connect: These pins should be left unconnected.			

Figure 3: Functional Block Diagram



Note:

1. All resistor values are  $22\Omega$  unless otherwise specified.



# **General Description**

The D32RB12P3 is a high-speed CMOS, dynamic random-access 512MB memory module organized in x72 (ECC) configuration. DDR SDRAM module use internally configured quad-bank DDR SDRAM devices.

DDR SDRAM module uses a double data rate architecture to achieve high-speed operation. Double data rate architecture is essentially a 2n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR SDRAM module effectively consists of a single 2n-bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is an intermittent strobe transmitted by the DDR SDRAM during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR SDRAM modules operate from differential clock inputs (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to DDR SDRAM modules are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed (BA0, BA1 select devices bank; A0–A12 select device row). The address bits registered coincident with the READ or WRITE command are used to select the device bank and starting device column location for the burst access.

DDR SDRAM modules provide for programmable READ or WRITE burst lengths of 4 or 8 locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

The pipelined, multibank architecture of DDR SDRAM modules allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL\_2. All outputs are SSTL\_2, Class II compatible. For more information regarding DDR SDRAM operation, refer to the 256Mb and 512Mb DDR SDRAM component data sheets.

# PLL and Registered Operation

DDR SDRAM modules operate in registered mode where the control/address input signals are latched in the register on one rising clock edge and sent to the DDR SDRAM devices on the following rising clock edge (data access is delayed by one clock). A phaselock loop (PLL) on the module is used to redrive the differential clock signals CK and CK# to the DDR SDRAM devices to minimize system clock loading.

# **Serial Presence- Detect Operation**

These DDR SDRAM modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by the manufacturer to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/ WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard I2C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA (2:0), which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect.

### **Mode Register Definition**

The mode register is used to define the specific mode of operation of the DDR SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in Figure 5, Mode Register Definition Diagram, on page 8. The mode register is programmed via the MODE REGISTER SET command (with BA0=0 and BA1=0) and will retain the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).




# **Mode Register Definition (continued)**

Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded (reloaded) when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Mode register bits A0–A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4–A6 specify the CAS latency, and A7–A12 specify the operating mode.

**Figure 4: Mode Register Definition Diagram** 



# 512MB (x72, ECC) 184-PIN REGISTERED DDR SDRAM DIMM

## **Commands**

Table 6 and Table 7 provide a general reference of available commands. For a more detailed description of commands and operations, refer to a DRAM manufacturer's 256Mb and 512Mb DDR SDRAM component data sheet.

## **Table 6: Commands Truth Table**

CKE is HIGH for all commands shown except SELF REFRESH

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	ADDR	NOTES
DESELECT (NOP)	Н	Х	Х	Х	Х	1
NO OPERATION (NOP)	L	Н	Н	Н	Х	1
ACTIVE (Select device bank and activate row)	L	L	Н	Н	Bank/Row	2
READ (Select device bank and column, and start READ burst)	L	Н	L	Н	Bank/Col	3
WRITE (Select device bank and column, and start WRITE burst)	L	Н	L	L	Bank/Col	3
BURST TERMINATE	L	Н	Н	L	X	4
PRECHARGE (Deactivate row in device bank or banks)	L	L	Н	L	Code	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	Н	Х	6, 7
LOAD MODE REGISTER	L	L	L	L	Op-Code	8

#### NOTE

- 1. DESELECT and NOP are functionally interchangeable.
- 2. BA0-BA1 provide device bank address and A0-A12 provide row address.
- 3. BA0–BA1 provide device bank address; A0–A9 (512MB) or A0–A9, A11 (1GB) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), and A10 LOW disables the auto precharge feature.
- 4. Applies only to read bursts with auto precharge disabled; this command is undefined (and should not be used) for READ bursts with auto precharge enabled and for WRITE bursts.
- 5. A10 LOW: BA0-BA1 determine which device bank is precharged. A10 HIGH: all device banks are precharged and BA0-BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. BA0-BA1 select either the mode register or the extended mode register (BA0 = 0, BA1 = 0 select the mode register; BA0 = 1, BA1 = 0 select extended mode register; other combinations of BA0-BA1 are reserved). A0-A12 provide the op-code to be written to the selected mode register.

# **Table 7: DM Operation Truth Table**

Used to mask write data; provided coincident with the corresponding data

NAME (FUNCTION)	DM	DQS
WRITE Enable	L	Valid
WRITE Inhibit	Н	Х




Figure 5: Low-Profile 184-Pin DIMM Dimensions

NOTE:

All dimensions are in inches (millimeters);  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.